

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.

SEC.760

Total Pages in this Submission

4

## TO THE ASSISTANT COMMISSIONER FOR PATENTS

Box Patent Application

Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

**METHOD OF REMOVING OXIDE LAYER AND SEMICONDUCTOR MANUFACTURING APPARATUS  
FOR REMOVING OXIDE LAYER**

and invented by:

CHUNG, Seung-pil    CHANG, Kyu-whan  
LEE, Kwang-wook    LEE, Sun-jung  
LEE, Moon-hee      LEE, Kung-tack  
PARK, Im-soo

If a **CONTINUATION APPLICATION**, check appropriate box and supply the requisite information:

☐ Continuation    ☐ Divisional    ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Which is a:

☐ Continuation    ☐ Divisional    ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Which is a:

☐ Continuation    ☐ Divisional    ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Enclosed are:

### Application Elements

1. ☒ Filing fee as calculated and transmitted as described below
2. ☒ Specification having 33 pages and including the following:
  - a. ☒ Descriptive Title of the Invention
  - b. ☐ Cross References to Related Applications (if applicable)
  - c. ☐ Statement Regarding Federally-sponsored Research/Development (if applicable)
  - d. ☐ Reference to Microfiche Appendix (if applicable)
  - e. ☒ Background of the Invention
  - f. ☒ Brief Summary of the Invention
  - g. ☒ Brief Description of the Drawings (if drawings filed)
  - h. ☒ Detailed Description
  - i. ☒ Claim(s) as Classified Below
  - j. ☒ Abstract of the Disclosure

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
SEC.760

Total Pages in this Submission  
4

## Application Elements (Continued)

3. ☒ Drawing(s) (when necessary as prescribed by 35 USC 113)
- a. ☒ Formal                      Number of Sheets 5
- b. ☐ Informal                      Number of Sheets \_\_\_\_\_
4. ☒ Oath or Declaration
- a. ☒ Newly executed (original or copy)                      ☐ Unexecuted
- b. ☐ Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional application only)
- c. ☒ With Power of Attorney                      ☐ Without Power of Attorney
- d. ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s) named in the prior application,  
see 37 C.F.R. 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation By Reference (usable if Box 4b is checked)  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. ☐ Computer Program in Microfiche (Appendix)
7. ☐ Nucleotide and/or Amino Acid Sequence Submission (if applicable, all must be included)
- a. ☐ Paper Copy
- b. ☐ Computer Readable Copy (identical to computer copy)
- c. ☐ Statement Verifying Identical Paper and Computer Readable Copy

## Accompanying Application Parts

8. ☒ Assignment Papers (cover sheet & document(s))
9. ☐ 37 CFR 3.73(B) Statement (when there is an assignee)
10. ☐ English Translation Document (if applicable)
11. ☐ Information Disclosure Statement/PTO-1449                      ☐ Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Acknowledgment postcard
14. ☐ Certificate of Mailing
- ☐ First Class    ☐ Express Mail (Specify Label No.): \_\_\_\_\_

**UTILITY PATENT APPLICATION TRANSMITTAL**  
**(Large Entity)**

*(Only for new nonprovisional applications under 37 CFR 1.53(b))*

Docket No.  
SEC.760

Total Pages in this Submission  
4

**Accompanying Application Parts (Continued)**

15. ☒ Certified Copy of Priority Document(s) *(if foreign priority is claimed)*

16. ☐ Additional Enclosures *(please identify below):*

**Request That Application Not Be Published Pursuant To 35 U.S.C. 122(b)(2)**

17. ☐ Pursuant to 35 U.S.C. 122(b)(2), Applicant hereby requests that this patent application not be published pursuant to 35 U.S.C. 122(b)(1). Applicant hereby certifies that the invention disclosed in this application has not and will not be the subject of an application filed in another country, or under a multilateral international agreement, that requires publication of applications 18 months after filing of the application.

**Warning**

***An applicant who makes a request not to publish, but who subsequently files in a foreign country or under a multilateral international agreement specified in 35 U.S.C. 122(b)(2)(B)(i), must notify the Director of such filing not later than 45 days after the date of the filing of such foreign or international application. A failure of the applicant to provide such notice within the prescribed period shall result in the application being regarded as abandoned, unless it is shown to the satisfaction of the Director that the delay in submitting the notice was unintentional.***

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
SEC.760

Total Pages in this Submission  
4

## Fee Calculation and Transmittal

### CLAIMS AS FILED

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	37	- 20 =	17	x \$18.00	\$306.00
Indep. Claims	7	- 3 =	4	x \$80.00	\$320.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					\$0.00
BASIC FEE					\$710.00
OTHER FEE (specify purpose) ASSIGNMENT RECORDAL FEE					\$40.00
TOTAL FILING FEE					\$1,376.00

- ☒ A check in the amount of **\$1,376.00** to cover the filing fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. **50-0238** as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of \_\_\_\_\_ as filing fee.
- ☒ Credit any overpayment.
- ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
- ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).

Signature

ADAM C. VOLENTINE  
REG. NO. 33289

JONES VOLENTINE, LLC  
12200 SUNRISE VALLEY DRIVE, SUITE 150  
RESTON, VA 20191

TEL. NO. (703) 715-0870

Dated: OCT. 13, 2000

CC:

## METHOD OF REMOVING OXIDE LAYER AND SEMICONDUCTOR MANUFACTURING APPARATUS FOR REMOVING OXIDE LAYER

### BACKGROUND OF THE INVENTION

#### 1. Field of the Invention

The present invention relates to a method of manufacturing semiconductor devices, and more particularly, to a method of eliminating an oxide layer such as a natural oxide layer, and a semiconductor manufacturing apparatus for use in the removal of the oxide layer.

#### 2. Description of the Related Art

Silicon wafers are susceptible to react with oxygen or moisture in the air, and thus a silicon dioxide ( $\text{SiO}_2$ ) layer, which deteriorates the characteristics of a semiconductor device, is formed on the surface of a silicon wafer by spontaneous oxidation. For example, if such a natural oxide layer is formed on the surface of contacts, contact resistance increases. Also, if a natural oxide layer is formed before growth of a gate oxide layer, the characteristics of the gate oxide layer can be altered or deteriorated.

The most popular method used to remove a natural oxide layer in semiconductor fabrication is a wet cleaning technique. In the wet cleaning technique, a hydrofluoric acid (HF), which has a high selectivity between the silicon dioxide to be removed and the silicon wafer, is used as an etching solution. Also, the hydrofluoric acid has an additional advantage of coating the surface of the silicon wafer with hydrogen, in addition to the intrinsic function of removing the silicon dioxide.

However, in the case of using the HF acid to eliminate an oxide layer, other manufacturing steps cannot be carried out in-situ and thus contamination more likely occurs after the cleaning process, increasing the period of time required to complete the overall manufacturing process.

Another disadvantage is that cleaning step with the HF acid must be

SEC.760

accompanied by a drying process. However, it is not possible to control the contamination that may occur during the drying process.

In addition, when a semiconductor wafer to be cleaned has small, deep contact holes, inevitably the cleaning solution enters the contact holes.

However, due to the intrinsic viscosity of the cleaning solution, the rinsing solution may remain in the small, deep contact holes. Thus, removal of the residues remaining after the cleaning process is also an important concern.

Alternatively, the natural oxide layer can be removed by a dry etching process. For dry etching, a reactive ion etching technique is used with a gas mixture containing tetra-fluoro methane ( $\text{CF}_4$ ) and hydrogen ( $\text{H}_2$ ), or tri-fluoro methane ( $\text{CHF}_3$ ) and oxygen ( $\text{O}_2$ ). However, the dry etching process also leaves fluorine (F) on the surface of a silicon wafer which is the underlying layer of the oxide layer. Furthermore, the amount of fluorine remaining after the dry etching process is greater compared to using the wet cleaning technique, and thus the produced semiconductor device may be deteriorated to a greater degree by the dry etching process.

Also, during the dry etching process, damage to the surface of the silicon wafer occurs by the implantation energy of the etching gas, so that the surface of the silicon wafer becomes rough, and a pn junction underneath the wafer surface may be damaged.

### SUMMARY OF THE INVENTION

It is an object of the present invention to provide a method of removing an oxide layer with a high selectivity, which does not cause damage or contamination to the underlying layer of the oxide layer.

It is another object of the present invention to provide a semiconductor manufacturing apparatus capable of removing an oxide layer with a high selectivity, without causing damage or contamination to the underlying layer of the oxide layer.

The first object of the present invention is achieved by a method for

SEC.760

removing an oxide layer, including supplying a hydrogen gas in a plasma and a fluorine-containing gas onto a silicon wafer with an oxide layer on the surface thereof to induce a chemical reaction with the oxide layer. Then, the silicon wafer is annealed to vaporize the byproduct resulting from the chemical reaction.

Preferably, the chemical reaction step and the annealing step are continuously carried out in a single chamber and repeated. For example, the chemical reaction step may be performed at the lower portion of the chamber and the annealing step may be performed at the upper portion of the chamber. Alternatively, the chemical reaction step and the annealing step may be continuously carried out in different processing modules in a single chamber. For example, the chemical reaction step and the annealing step may be performed continuously, respectively, in a downflowing module and an annealing module.

The second object of the present invention is achieved by a semiconductor manufacturing apparatus including a vertically movable susceptor installed at the lower portion of a processing chamber, for receiving a wafer thereon; a heater installed at the upper portion of the processing chamber; and a gas diffuser installed below the heater, for supplying reaction gases into the process chamber.

Preferably, the susceptor of the semiconductor manufacturing apparatus has a cooling line therein for controlling the temperature of the wafer mounted thereon. The gas diffuser may comprise: a gas supply line for receiving the reaction gases supplied via pipes installed outside the processing chamber; and a porous plate forming the bottom of the diffuser for evenly distributing the reaction gases into the processing chamber, with the diffuser in contact with the gas supply line. Preferably, the pipes comprise: a first pipe having a microwave guide for changing a gas mixture containing a hydrogen gas and a fluorine-containing gas in a predetermined ratio, or the hydrogen gas only, into a plasma state; and a second pipe for supplying the fluorine-containing gas

SEC.760

into the processing chamber. The heater may comprise a lamp or a laser. Preferably, the laser is a neodymium (Nd)-YAG laser, a carbon dioxide (CO<sub>2</sub>) laser, or an excimer laser.

In one embodiment of the present invention, a method of removing an oxide layer using the semiconductor manufacturing apparatus includes steps of: (a) placing a vertically movable susceptor at the lower portion of a processing chamber and loading a wafer onto the vertically movable susceptor; (b) supplying a cooling water or cooling gas into a cooling line in the susceptor to adjust the temperature of the wafer; (c) flowing a hydrogen gas in a plasma state and a fluorine-containing gas into the processing chamber to induce a chemical reaction with the oxide layer on the wafer; (d) moving the susceptor up to the upper portion of the processing chamber; (e) annealing the wafer mounted on the susceptor with a heater installed at the upper portion of the processing chamber to vaporize the byproduct resulting from the chemical reaction; and (f) exhausting the vaporized byproduct out of the processing chamber. Preferably, after the step (f), the steps (b) to (f) are repeated one or more times until a predetermined thickness of the oxide layer is removed..

In supplying the hydrogen gas in a plasma state and the fluorine-containing gas into the processing chamber, the hydrogen gas and the fluorine-containing gas may be mixed in a predetermined ratio, changed into a plasma state, and then supplied into the processing chamber. Alternatively, in supplying the hydrogen gas in a plasma state and the fluorine-containing gas into the processing chamber, the hydrogen gas may be supplied in a plasma state into the processing chamber and the fluorine-containing gas is supplied in a non-plasma state into the processing chamber.

Preferably, the fluorine-containing gas is NF<sub>3</sub>, SF<sub>6</sub> or ClF<sub>3</sub>, and the mixing ratio of the fluorine-containing gas to the hydrogen gas is in the range of 0.1:1 to 100:1 by volume. Preferably, the gas mixture containing the hydrogen gas and the fluorine-containing gas in a predetermined ratio is supplied in a plasma state into the processing chamber together with a nitrogen gas (N<sub>2</sub>)



SEC.760

and an argon gas (Ar).

The second object of the present invention can be achieved by a semiconductor manufacturing apparatus for use in removing an oxide layer, comprising: a rotary plate installed at the lower portion of a processing chamber; a rotary motor installed at the center of the rotary plate, for rotating the rotary plate; and a loading/unloading and post-processing module, a downflowing module and an annealing module, each of which is installed on the rotary plate around the rotary motor.

Preferably, the downflowing module comprises: a susceptor installed on the rotary plate to receive a wafer; a vertically movable downflowing chamber which covers the susceptor to form an enclosed space; a gas diffuser installed at the upper portion of the downflowing chamber, for supplying reaction gases onto the wafer mounted on the susceptor; a gas supply pipe connected to the gas diffuser; and guide rings at the end portions of the downflowing chamber, providing smooth contact with the rotary plate on which the susceptor is mounted.

Preferably, the annealing module comprises: a susceptor for receiving a wafer; a vertically movable annealing chamber which covers the susceptor to form an enclosed space; a heater installed at the upper portion of the annealing chamber, for annealing the wafer; and guide rings at the end portions of the annealing chamber, providing smooth contact with the rotary plate on which the susceptor is mounted. Preferably, one or more the downflowing modules and one or more the annealing modules are installed on the rotary plate.

In another embodiment of the present invention, a method of removing an oxide layer using the semiconductor manufacturing apparatus comprises: (a) loading a wafer onto a susceptor in a loading/unloading and post-processing module installed on a rotary plate of a processing chamber; (b) operating a rotary motor installed at the center of the rotary plate to move the susceptor into the lower portion of a downflowing chamber in a downflowing

module; (c) moving the downflowing chamber down so that it contacts with the  
susceptor and the downflowing chamber is made airtight; (d) supplying a  
hydrogen gas in a plasma state and a fluorine-containing gas into the  
downflowing chamber to induce a chemical reaction with the oxide layer on the  
wafer; (e) moving the downflowing chamber up to the upper portion of the  
downflowing module apart from the susceptor, and moving the susceptor into  
the lower portion of an annealing chamber in an annealing module; (f) moving  
the annealing chamber down so that it contacts with the rotary plate and  
provides an air tight seal for the annealing chamber; (g) annealing the wafer  
with a heater installed at the upper portion of the annealing chamber to  
vaporize the byproduct resulting from the chemical reaction between the  
reactions gas and the oxide layer on the wafer; and (h) exhausting the  
vaporized byproduct out of the annealing chamber. Preferably, the steps (b) to  
(h) are sequentially repeated one or more times.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The above objectives and advantages of the present invention will  
become more apparent by describing in detail preferred embodiments thereof  
with reference to the attached drawings in which:

FIG. 1 is a sectional view illustrating an example of a semiconductor  
manufacturing apparatus which uses an oxide layer removing method  
according to a preferred embodiment of the present invention;

FIG. 2 is a top view of the vacuum chamber of the semiconductor  
manufacturing apparatus of FIG. 1;

FIG. 3 is a top view of another semiconductor manufacturing apparatus  
which uses the oxide layer removing method according to the present  
invention;

FIG. 4 is a top view of a modification of the semiconductor  
manufacturing apparatus shown in FIG. 3;

FIG. 5 is a sectional view showing the downflowing module constituting

SEC.760

the semiconductor manufacturing apparatus shown in FIGS. 3 and 4;

FIG. 6 is a top view of the annealing module constituting the semiconductor manufacturing apparatus shown in FIGS. 3 and 4; and

FIGS. 7A through 7E are sectional views sequentially illustrating the formation of a dual gate oxide layer by using the oxide layer removing method according to the present invention.

#### DETAILED DESCRIPTION OF THE INVENTION

The present invention now will be described more fully with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the concept of the invention to those skilled in the art. In the drawings, it is also noted that like reference numerals may be used to designate identical or corresponding parts throughout the drawings.

##### Method of Removing Oxide Layer

A method which is effective at removing a natural oxide layer or other oxide layers formed on a silicon wafer without causing damage to the silicon wafer will now be described. The oxide layer removing method is associated with a dry cleaning technique using a gas, rather than a wet cleaning technique performed with hydrofluoric acid (HF).

An embodiment of the oxide layer removing method relates to a dry cleaning technique using a gas mixture which contains a hydrogen gas and a fluorine-containing gas in a plasma state. In particular, the oxide layer removing method includes the following broad steps of: causing a chemical reaction to take place on the surface of a silicon wafer with an oxide layer by flowing a reaction gas mixture containing a hydrogen gas in a plasma state and

5 a fluorine-containing gas on the surface of the silicon wafer; and annealing the silicon wafer to vaporize the byproduct, i.e., a reaction layer, resulting from the chemical reaction. In addition to removing a natural oxide layer, the same method may be used for other oxide layers to be etched into oxide layer patterns.

10 The hydrogen gas used in the chemical reaction must be provided in a plasma state, whereas the fluorine-containing gas can be provided in either a plasma state or a non-plasma state. For example, a reaction gas mixture containing a hydrogen gas and a fluorine-containing gas mixed in a predetermined ratio may be changed into a plasma state before supplying the same to the surface of a silicon wafer, or the fluorine-containing gas in a non-plasma state can be supplied to the silicon wafer while separately supplying the hydrogen gas in a plasma state to the same. The fluorine-containing gas may be  $\text{NF}_3$ ,  $\text{SF}_6$  or  $\text{ClF}_3$ .

15 The annealing process is carried out using a heater such as a lamp or a laser. Since the purpose of the annealing process is to vaporize the byproduct, i.e., the reaction layer which accumulates on the wafer surface, for more effective annealing, the heater is installed over the silicon wafer.

20 When a fluorine-containing gas, for example,  $\text{NF}_3$  gas, and hydrogen plasma are supplied to a silicon wafer, for example, in a ratio of 0.1:1 to 100:1 by volume, a chemical reaction takes place between the gases supplied and an oxide layer, i.e.,  $\text{SiO}_2$ , resulting in a byproduct such as  $(\text{NF}_4)_2\text{SiF}_6$ , i.e., a reaction layer, on the oxide layer of the wafer. When the reaction layer grows to a certain thickness by the chemical reaction, the reaction layer acts as a barrier against the chemical reaction, thereby stopping the reaction between the gases and the oxide layer. Once the chemical reaction stops, the wafer having the reaction layer is exposed to the annealing process to vaporize the reaction layer. As a result, the reaction layer is exhausted out of the reaction chamber in vapor form, so that the oxide layer from which the reaction layer is formed is removed from the silicon wafer.

25

30

## SEC.760

If the oxide layer to be eliminated is a natural oxide layer, performing the gas supplying process and the annealing process only once is enough to remove the natural oxide layer. However, in the case of removing oxide layers other than the natural oxide layer, which are intentionally formed, the gas supplying process and the annealing process should be repeated to completely remove the oxide layer. Here, the number of times the process is repeated is determined by the thickness of the oxide layer to be removed. Repetition is needed because the chemical reaction between the gases and the oxide layer is interrupted by the reaction layer. In other words, if the chemical reaction between the gases and the oxide layer can be controlled by an operator, the oxide layer can be removed by performing the gas supplying process and the annealing process once, irrespective of the thickness of the oxide layer to be removed. However, since the chemical reaction between the gases and the oxide layer proceeds to a certain extent, a sufficient reaction with the oxide layer is not allowed due to the reaction layer formed on the oxide layer. Thus, a desired thickness of the oxide layer cannot be removed by performing these processes once. For this reason, by performing the gas supplying and annealing processes one or more times, a desired thickness of the intentionally formed oxide layer can be removed.

In the present embodiment, the gas supplying process, which can be referred to as a chemical reaction process because it causes the chemical reaction with the oxide layer, and the annealing process, are continuously carried out in a single chamber. For example, the chemical reaction process is carried out in a lower portion of the chamber and the annealing process is carried out in an upper portion of the same chamber. In either case, the chemical reaction process and the annealing process can be continuously carried out in a plurality of process modules installed in a single chamber. For example, the chemical reaction process is carried out in a down flow module and the annealing process is carried out in an annealing module of the same chamber.

Such continuous processing performed in a single chamber contributes to a reduction in processing time, and prevents contamination by particles or generation of a secondary natural oxide layer, which may occur during a chamber-to-chamber transfer of the silicon wafer.

The embodiment of the dry cleaning technique according to the present invention differs from conventional wet cleaning techniques using a HF solution in the following. First, the HF used for cleaning in the conventional technique is in a liquid state, whereas the present invention supplies the hydrogen gas and the fluorine-containing gas in a plasma state. Therefore, the processing costs can be reduced compared to the conventional wet cleaning technique.

Second, the embodiment of the dry cleaning technique according to the present invention allows the continuous processing in a single chamber with an improved processing efficiency. Also, the overall processing time can be reduced, in addition to eliminating potential problems with the chamber-to-chamber transfer of the silicon wafer. Also, equipment used for the dry cleaning process according to the present invention is smaller than that used for the conventional wet cleaning process.

Third, the present invention is advantageous in removing an oxide layer from small, deep contact holes, compared to the conventional wet cleaning technique. In particular, since the cleaning solution used in the conventional wet cleaning technique has a predetermined viscosity, it experiences difficulties in flowing the cleaning solution in and out of small, deep contact holes. In contrast to the conventional wet cleaning technique, the present invention can avoid this problem by using the gases in a plasma state.

Fourth, the use of the gases in a plasma state allows easy process conditioning before and after the reaction. For example, the gases in a plasma state contribute to maintain the wafer surface in an optimal condition before and after the processes. Also, the gas mixture used in the embodiment of the present invention has a low selectivity with respect to various oxide layers, for example, during a contact hole cleaning process, such that the sidewall profile

of the contact hole is not affected by the gas mixture.

In addition to the above advantages of the present invention, in contrast to a conventional dry cleaning method where the oxide layer is removed by breaking the molecular bonds constituting the oxide layer with a gas implantation energy, the present invention first induces the chemical reaction between the reaction gases and the oxide layer and then removes the reaction product, while avoiding damage to the underlying layer which occurs by the gas implantation energy in the conventional dry cleaning method.

First Embodiment of Semiconductor Manufacturing Apparatus  
(Apparatus I)

Referring to FIG. 1, an example of a semiconductor manufacturing apparatus which uses the embodiment of the oxide layer removing method according to the present invention is shown. The semiconductor manufacturing apparatus of FIG. 1 includes a vacuum chamber 10 which provides a vacuum condition, a plasma generating device 44 for producing plasma from reaction gases, a gas diffuser 50, a heater 54 installed to allow a continuous annealing process in the same chamber, a susceptor driving unit, which includes a susceptor 12, a shaft 20 and a motor M (22), for adjusting the location of a silicon wafer 14 in the vacuum chamber 10.

In particular, the susceptor 12, on which the silicon wafer 14 having an oxide layer to be etched is mounted, is installed in a lower central portion of the vacuum chamber 10. The susceptor 12, supported by the vertically movable shaft 20, moves upward and downward in the direction indicated by the arrow (see FIG. 1) by operation of the motor 22 connected to the shaft 20. A cooling line 16a is included in the susceptor 12, for supplying cooling water or cooling gas to easily control the temperature of the silicon wafer 14, which is required for ensuring process consistency. The cooling line 16a is connected to a first pipe 16 for supplying the cooling water, or gas from a cooling water/gas supply device 18. The temperature of the susceptor 12, which defines the

temperature of the silicon wafer 14, is controlled by the amount of cooling water or gas supplied to the cooling line 16a of the susceptor 12.

The reaction gases for removing the oxide layer from the wafer surface by reacting with the oxide layer are supplied into the vacuum chamber 10 via the gas diffuser 50. The gas diffuser 50 includes a gas supply line 50a for receiving gases supplied via second and third pipes 32 and 34 installed outside the vacuum chamber 10, and a porous plate 50b which forms the bottom of the gas supply line 50a, for evenly diffusing the gases through the pores into the vacuum chamber 10. The second pipe 32 is for supplying the gas excited to a plasma state, and one end thereof is connected to a hydrogen gas supply source (designated with  $H_2$ ) and a fluorine-containing gas supply source (designated with  $NF_3$ ), wherein a switching valve 36 and a mass flow controller (MFC) 40 for controlling the amount of gas to be supplied into the vacuum chamber 10 are connected in series between the second pipe 32 and the fluorine-gas containing gas supply source, and a switching valve 38 and a MFC 42 are connected in series between the second pipe 32 and the hydrogen gas supply source. Also, a microwave guide functioning as the plasma generating device 44, for exciting the hydrogen gas and/or the fluorine-containing gas which passes through the mass flow controllers 40 and/or 42 and the switching valves 36 and/or 38 into a plasma state, is installed between the switching valves 36 and 38 and the other end of the second pipe 32. The third pipe 34 is for supplying a fluorine-containing gas in a non-plasma state, i.e., not in a plasma state, into the vacuum chamber 10. One end of the third pipe 34 is connected to a fluorine-containing gas supply source (designated with  $NF_3$ ), and a switching valve 46 and a MFC 48 are connected between the other end of the third pipe 34 and the gas supply source.

Here, the use of the hydrogen gas supply source and the fluorine-containing gas supply sources are not limited to only the hydrogen gas and fluorine-containing gas, and the kinds of source gases may be varied according to the process to be performed in the chamber. For example, a



SEC.760

nitrogen (N<sub>2</sub>) gas and an argon (Ar) gas can be flowed into the chamber in some cases.

An exhaust hole 24 for exhausting the air or gases from the vacuum chamber 10 to maintain the vacuum condition therein is located at the lower portion of the vacuum chamber 10. The exhaust hole 24 is coupled with a fourth pipe 26 which is connected to a switching valve 28 and a vacuum pump 30 in sequence.

The pressure of the vacuum chamber 10 during supply of the reaction gases (referred to as "downflow") is automatically adjusted by a smart valve (not shown) installed at the lower portion of the vacuum chamber 10. For easy adsorption of the reaction gases to the surface of the silicon wafer 14, the pressure of the vacuum chamber 10 during the downflow must be maintained in the range of 0.1 to 10 Torr.

The heater 54, which is disposed between the gas supply line 50a and the ceiling of the vacuum chamber 10 for annealing the silicon wafer 14, is realized as a lamp or laser. Preferably, the laser is a neodymium (Nd)-YAG laser, a carbon dioxide (CO<sub>2</sub>) laser, or an excimer laser.

FIG. 2 is a top view of the vacuum chamber 10 of FIG. 1. The heater 54 is arranged forming concentric circles to uniformly heat the circular silicon wafer.

#### Removal of Oxide Layer Using Apparatus I

In the state where the vertically movable susceptor 12 is placed at the lower portion of the vacuum chamber 10, the silicon wafer 14 is loaded onto the susceptor 12. In order to create a vacuum condition in the vacuum chamber 10, the air or gases present in the vacuum chamber 10 are exhausted via the exhaust hole 24 and the fourth pipe 26 using the switching valve 28 and the vacuum pump 30. Then, cooling water and gases are supplied to the cooling line 16a in the susceptor 12 via the first pipe 16 from the cooling water/gas supply device 18, to control the temperature of the susceptor 12, i.e.,

## SEC.760

the temperature of the silicon wafer 14 on the susceptor 12. The hydrogen gas and the fluorine-containing gas in a plasma state are supplied into the vacuum chamber 10 (i.e., downflowing process) for a chemical reaction with the oxide layer formed on the silicon wafer 14. When the chemical reaction no longer proceeds due to generation of a reaction layer (not shown), the susceptor 10 is moved to the upper portion of the vacuum chamber by the operation of the vertically movable shaft 20 and the motor 22. Then, the heater 54 installed at the upper portion of the vacuum chamber 10 is operated to anneal the silicon wafer 14 mounted on the susceptor 12, thereby vaporizing the byproduct of the reaction between the oxide layer and the reaction gases, i.e., the reaction layer. The vaporized byproduct is exhausted through the exhaust hole 24 and the fourth pipe 26. Then, the susceptor 12 which has been moved up from its initial position for the annealing process is moved back to the lower portion of the vacuum chamber 10 using the vertically movable shaft 20 and the motor 22.

The above processes are repeated one or more times until the oxide layer formed on the wafer surface is completely removed. The reason for the repetition has been described previously.

In the supply of the hydrogen gas and the fluorine-containing gas into the vacuum chamber 10, both the hydrogen gas and the fluorine-containing gas, which are mixed in a predetermined ratio, are changed into a plasma state and then provided into the vacuum chamber. Alternatively, only the hydrogen gas may be changed into a plasma state before being supplied into the chamber, while supplying the fluorine-containing gas in a non-plasma state into the chamber.

In the former case, the mixing ratio of the fluorine-containing gas supplied from the fluorine-gas supply source and the hydrogen gas supplied from the hydrogen gas supply source is adjusted by the MFCs 40 and 42, and then supplied into the second pipe 32 via the switching valves 36 and 38.

While the gas mixture passes through the microwave guide (plasma generating

device 44), the gas mixture is excited to a plasma state and supplied into the gas supply line 50a connected with the second pipe 32. Then, the gas mixture in a plasma state is uniformly diffused into the vacuum chamber 10 through the pores of the porous plate 50b. For enhancing the oxide layer removal effect, an argon (Ar) gas and a nitrogen (N<sub>2</sub>) gas can be additionally supplied in a plasma state into the chamber in some cases.

In the later case, the amount of the hydrogen gas supplied from the hydrogen gas supply source is adjusted by the MFC 42 and then supplied via the switching valve 38 into the second pipe 32. The hydrogen gas is excited into a plasma state while passing through the microwave guide (plasma generating device 44), and supplied into the vacuum chamber. Meanwhile, the amount of the fluorine-containing gas supplied from the fluorine-containing gas supply source that is connected with the third pipe 34 is adjusted by the MFC 48, and then supplied via the switching valve 46 into the third pipe 34. The fluorine-containing gas is supplied in a non-plasma state into the vacuum chamber 10. As in the former case, for the purpose of enhancing the oxide layer removal effect, an argon (Ar) gas and a nitrogen (N<sub>2</sub>) gas can be additionally supplied in a plasma state into the chamber in some cases.

The fluorine-containing gas may be NF<sub>3</sub>, SF<sub>6</sub> or ClF<sub>3</sub>, and the most effective mixing ratio of the fluorine-containing gas to the hydrogen gas is in the range of 0.1:1 to 100:1 by volume.

In the oxide layer removal using Apparatus I, the downflowing process (for supplying the reaction gases) is induced at the lower portion of the vacuum chamber 10, and the annealing process is continuously carried out on the silicon wafer 14 at the upper portion of the vacuum chamber 10 with an infrared (IR) lamp or laser after the transfer of the susceptor 12 to the upper portion of the chamber. Also, the cooling line 16a improves the process consistency by controlling the temperature of the silicon wafer 14 installed at the susceptor 12, such that the temperature of the silicon wafer 14 can be evenly adjusted by the cooling line 16a and with the assistance of the cooling

line related units (e.g., the first pipe 16, the cooling gas supply device 18 and a temperature regulator (not shown)). Also, Apparatus I is designed such that the pressure of the vacuum chamber 10 during the downflowing process is automatically adjusted by the smart valve (not shown), for example, in the range of 0.1 to 10 Torr.

For the oxide layer removal mechanism according to the present invention, various radicals activated from the  $\text{NF}_3$  gas and the hydrogen plasma react with the oxide layer on the silicon wafer, resulting in an oxide layer that can be easily vaporized and removed from the wafer surface. Then, a N-F and Si-F series material forming the reaction layer is vaporized and removed from the wafer surface. After the oxide layer is removed from the surface of the silicon wafer, the silicon wafer is still covered with hydrogen gas.

#### Apparatus II

FIG. 3 is a top view of an another semiconductor manufacturing apparatus which uses the oxide layer removing method according to the present invention. In FIG. 3, reference numeral 60 represents a vacuum chamber, reference numeral 61 represents a rotary plate, reference numeral 62 represents a rotary motor, reference numeral 64 represents a loading/unloading and postprocessing module, reference numeral 66 represents a downflowing module, and reference numeral 68 represents an annealing module. FIG. 4 is a top view of a modification of the semiconductor manufacturing apparatus shown in FIG. 3, in which two downflowing modules and two annealing modules are installed in the same chamber. In FIG. 4, reference numeral 70 represents a vacuum chamber, reference numeral 71 represents a rotary plate, reference numeral 72 represents a rotary motor, reference numeral 74 represents a loading/unloading and postprocessing module, reference numeral 76 represents a first downflowing module, reference numeral 78 represents a first annealing module, reference numeral 80 represents a second downflowing module, and reference numeral 82

represents a second annealing module.

For FIG. 3, the rotary plate 61 is installed over the bottom of the vacuum chamber, and the rotary motor 62 for rotating the rotary plate 61 is installed at the center of the rotary plate 61. The loading/unloading and postprocessing module 64, the downflowing module 66 and the annealing module 68 are installed on the rotary plate around the rotary motor 62.

Also, the vacuum chamber 60 includes a vacuum system (not shown) which creates a vacuum condition for the oxide layer removal process. The rotary plate 61 is for changing the position of the silicon wafer so that an appropriate process is performed thereon. The position of the silicon wafer is shifted from one module to another module by the rotation of the rotary plate 61, which allows the downflowing and annealing processes to be performed continuously in the same chamber. The continuous downflowing and annealing processes may be repeated several times.

FIG. 5 is a sectional view illustrating the downflowing module constituting the semiconductor manufacturing apparatus shown in FIGS. 3 and 4, and FIG. 6 is a top view of the annealing module constituting the semiconductor manufacturing apparatus shown in FIGS. 3 and 4. Referring to FIG. 5, the downflowing module 66, 76 or 80 includes a susceptor 90 installed on the rotary plate to receive a silicon wafer 92; a vertically movable downflowing chamber 94 covering the susceptor 90 to form an enclosed space; a gas diffuser 100 installed at the upper portion of the downflowing chamber 94, for supplying reaction gases to the silicon wafer 92 mounted on the susceptor 90; and a gas supply pipe 98 connected to the gas diffuser 100. To ensure smooth contact with the susceptor 90, guide rings 96 are installed at the end portions of the downflowing chamber 94.

The gas diffuser 100 includes a gas supply line 100a for receiving the reaction gases from the gas supply pipe 98, and a porous plate 100b that forms the bottom of the gas diffuser 100, for evenly diffusing the reaction gases through its pores over the entire surface of the silicon wafer 92.

SEC.760

One of the ends of the gas supply pipes 98 is connected to a reaction gas supply source (designated with  $N_2$ ,  $H_2$  and  $NF_3$ ). The amount of the reaction gases supplied from the reaction gas supply source into the downflowing chamber 94 is regulated by a MFC 104 installed between the reaction gas supply source and the gas supply pipe 98, and supplied into the downflowing chamber 94 via the switching valve 106 and a microwave guide 108. The reaction gases are excited to a plasma state by the microwave guide 108 before being supplied into the downflowing chamber 94.

Referring to FIG. 6, the annealing module 68, 78 or 82 includes a susceptor 110 for receiving a silicon wafer 116, wherein the susceptor 110 occupies the entire bottom surface of the annealing module 68; a vertically movable annealing chamber 112 covering the susceptor 110 to form the space for annealing; and a heater 114 installed at the upper portion of the annealing chamber, for annealing the silicon wafer 116. To ensure smooth contact with the susceptor 110, guide rings (not shown) are installed at the end portions of the annealing chamber (refer to the installation of the guide rings 96 of the downflowing chamber 94 in FIG. 5).

The heater 114 is arranged forming concentric circles to evenly heat the circular silicon wafer 116.

In the oxide layer removal using the plasma state reaction gases including the hydrogen gas and the fluorine-containing gas, during the downflowing process a reaction layer of  $(NF_4)_2SiF_6$  is formed by the chemical reaction between the reaction gas mixture and the oxide layer at the surface of the silicon wafer, and the reaction layer is removed by the subsequent annealing process. The reaction layer acts as a barrier against the chemical reaction, limiting the amount of oxide layer that is removed by the subsequent annealing process. Thus, the downflowing and annealing processes must be carried out one or more times to remove a desired amount of the oxide layer. In the case of using Apparatus I shown in FIGS. 1 and 2 to remove the oxide layer, where the downflowing process is carried out on the silicon wafer at the

lower portion of the vacuum chamber and then the silicon wafer is moved up to the upper portion of the same chamber for the annealing process, the temperature of the vacuum chamber may be unstable, and it is difficult to constantly maintain the temperature of the silicon wafer for each process. In addition, the particles generated during the process may cause problems on the silicon wafer.

To avoid these problems, Apparatus II having the separate downflowing and annealing modules within the same vacuum chamber has been suggested. The downflowing and annealing processes are separately carried out in the different modules, while avoiding the influence between the difference processes.

Also, Apparatus II allows the downflowing and annealing processes to be repeated continuously within the same chamber, so that the amount of etching of the oxide layer can be increased, thus improving the throughput of the semiconductor manufacturing process. The separate downflowing and annealing processes are advantageous in view of process consistency and stability.

#### Removal of Oxide Layer by Using Apparatus II

Referring to FIGS. 3, 5 and 6, the silicon wafer 92 is loaded onto the susceptor 90 positioned in the loading/unloading and post-process module 64 installed on the rotary plate 61 of the vacuum chamber 60. The rotary motor 62 installed at the center of the rotary plate 61 is operated to move the susceptor 90 into the downflowing module 66, and in particular, into the lower portion of the downflowing chamber 94. Then, the downflowing chamber 94 is moved downward so that it contacts with the susceptor 90 and is made air-tight with the guide rings 96. The hydrogen gas and the fluorine-containing gas in a plasma state are supplied into the downflowing chamber 94 to cause a chemical reaction with an oxide layer (not shown) formed on the surface of the silicon wafer 92, resulting in a reaction layer. The downflowing chamber 94 is

SEC.760

moved upward apart from the susceptor 90, and the susceptor 90 is moved into the lower portion of the annealing chamber 112 in the annealing module 68 by the operation of the rotary motor 62. The annealing chamber 112 is moved downward so that it contacts with the susceptor 90 and is made air-tight with the guide rings. Then, the silicon wafer is annealed by the heater 114 installed at the upper portion of the annealing chamber 112, thus vaporizing the reaction layer. The reaction layer, i.e., the reaction byproduct, is vaporized and exhausted out of the chamber. After the annealing chamber 112 is moved upward and apart from the susceptor 90, the susceptor 90 in the annealing module is moved into the lower portion of a loading/unloading and post-processing chamber (not shown) of the loading/unloading and post-processing module 64. Then, the loading/unloading and post-processing chamber is moved downward so that it contacts with the rotary plate and is made air-tight with guide rings attached to the end portions of the loading/unloading and post-processing chamber. In some cases, the surface of the silicon wafer may be exposed to hydrogen gas in a post-process to form a protective layer thereon. Then, the silicon wafer is unloaded from the vacuum chamber 60.

By repeating one or more times the processes from moving the susceptor 90 into the lower portion of the downflowing chamber 94 and to exhausting the vaporized reaction layer from the silicon wafer, a desired amount of the oxide layer can be removed.

The fluorine-containing gas used together with the hydrogen gas to induce the chemical reaction with the oxide layer such that it is removed may be  $\text{NF}_3$ ,  $\text{SF}_6$  or  $\text{SiF}_3$ . Also, the mixing ratio of the fluorine-containing gas to the hydrogen gas is in the range of 0.1:1 to 100:1 by volume. The heater 114 used for the annealing is a lamp or a laser.

Method for Forming Dual (Or Triple) Gate Oxide Layer Using An Embodiment of the Oxide Layer Removing Method According to the Present Invention



As semiconductor devices have a high-density and high-function, there is an increasing need for one-chip devices in which a memory device and a logic device are merged. However, the problem with such one-chip devices is the complicated manufacturing process needed to produce its intricate structure. In particular, a logic device requires a gate oxide layer which is thin enough so that the device has a high operating speed. However, such a thin gate oxide layer for a DRAM is especially susceptible to damage, and thus the DRAM requires a thick gate oxide layer in contrast to the logic device.

For this reason, a method of forming a dual (or triple) gate oxide layer is used in the manufacture of one-chip devices.

According to a conventional technique for forming a dual gate oxide layer, in patterning a first gate oxide layer, a general dry etching technique is used, which deteriorates the underlying layer of the first gate oxide layer and in turn a second gate oxide layer.

FIGS. 7A through 7E are sectional views sequentially illustrating the dual gate oxide layer formation by the gate oxide removing method according to the present invention.

After a first gate oxide layer 122 is formed on a silicon wafer 120 (see FIG. 7A), etch barrier patterns 124 formed of, for example, photoresist, are formed on the first gate oxide layer 122. Then, the first gate oxide layer 122 exposed between the etch barrier patterns 124 is removed by the oxide layer removing method according to the present invention. In particular, the hydrogen gas and the fluorine-containing gas in a plasma state are supplied onto the first gate oxide layer 122 exposed between the etch barrier patterns 124 to induce a chemical reaction with the first gate oxide layer 122, and then exposed to the annealing process, thus vaporizing a byproduct generated by the chemical reaction. The gas supplying and annealing process are repeated until none of the first gate oxide layer 122 remains on the semiconductor substrate (see FIG. 7B).

Then, the etch barrier patterns 124 are removed and the silicon wafer

SEC.760

120 with the first gate oxide layer patterns 122a is treated with a solution, for example, SC1 solution, which is able to remove organic particles that may be present on the wafer surface, resulting in a natural oxide layer 126 on the first gate oxide layer patterns (see FIG. 7C). The natural oxide layer 126 is also removed by the above-mentioned gas supplying and annealing processes (see FIG. 7D). Subsequently, a second gate oxide layer 128 is formed on the first gate oxide layer patterns 122a and on the silicon wafer exposed between the first gate oxide layer patterns 122a (see FIG. 7E).

In the formation of the dual gate oxide layer using Apparatus I, the silicon wafer on which the first gate oxide layer and the etch barrier patterns have been formed is loaded onto the vertically movable susceptor, which is positioned at the lower portion of the vacuum chamber. Then, the hydrogen gas and the fluorine-containing gas in a plasma state are flowed into the vacuum chamber to cause a chemical reaction with the first gate oxide layer exposed between the etch barrier patterns. Then, the susceptor is moved up to the upper portion of the vacuum chamber to anneal the silicon wafer with the heater, thus vaporizing a byproduct resulting from the chemical reaction between the reaction gases and the oxide layer. The gas supplying and annealing processes are repeated until the gate oxide layer is completely etched.

Then, the etch barrier patterns are removed and then exposed to a chemical treatment to remove organic particles which may be present on the silicon wafer, resulting in a natural oxide layer. The natural oxide layer is removed by the processes that were used to remove the first gate oxide layer, and a second gate oxide layer is formed on the first oxide layer patterns and on the silicon wafer 120 exposed between the first oxide layer patterns.

It is appreciated that the formation of the dual gate oxide layer using Apparatus II can be understood by those skilled in the art with reference to the formation of the dual gate oxide layer using Apparatus I and the oxide layer removal using Apparatus II, which have already been described.

SEC.760

The oxide layer removing method and the apparatus using the same according to the present invention can remove the oxide layer with a high selectivity, while avoiding damage or contamination of the underlying layer.

In the specification, there have been disclosed typical preferred  
5 embodiments of the invention and, although the substrate having an oxide layer is disclosed as being a silicon wafer, it is used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.

SEC.760

What is claimed is:

1           1.     A method for removing an oxide layer, comprising:  
2                 supplying a hydrogen gas in a plasma and a fluorine-containing gas  
3                 onto a silicon wafer with an oxide layer on the surface thereof to induce a  
4                 chemical reaction with the oxide layer; and  
5                 annealing the silicon wafer to vaporize a byproduct resulting from the  
6                 chemical reaction.

1           2.     The method of claim 1, wherein the inducing a chemical reaction  
2                 step and the annealing step are repeated.

1           3.     The method of claim 1, wherein the inducing a chemical reaction  
2                 step and the annealing step are continuously carried out in a single chamber.

1           4.     The method of claim 1, wherein the inducing a chemical reaction  
2                 step is performed at a lower portion of a chamber and the annealing step is  
3                 performed at an upper portion of the chamber.

1           5.     The method of claim 1, wherein the inducing a chemical reaction  
2                 step and the annealing step are continuously carried out in different processing  
3                 modules in a single chamber.

1           6.     The method of claim 5, wherein the inducing a chemical reaction  
2                 step is performed in a downflowing module, and the annealing step is  
3                 performed in an annealing module.

1           7.     A semiconductor manufacturing apparatus for use in removing an  
2                 oxide layer, comprising:  
3                 a vertically movable susceptor installed at a lower portion of a

4 processing chamber, for receiving a wafer thereon;  
5 a heater installed at an upper portion of the processing chamber; and  
6 a gas diffuser installed below the heater, for supplying reaction gases  
7 into the process chamber.

1 8. The semiconductor manufacturing apparatus of claim 7, wherein  
2 the susceptor has a cooling line therein for controlling a temperature of the  
3 wafer mounted thereon.

1 9. The semiconductor manufacturing apparatus of claim 7, wherein  
2 the gas diffuser comprises:  
3 a gas supply line for receiving the reaction gases supplied via pipes  
4 installed outside the processing chamber; and  
5 a porous plate forming the bottom of the diffuser, for evenly distributing  
6 the reaction gases into the processing chamber, wherein the diffuser is in flow  
7 contact with the gas supply line.

1 10. The semiconductor manufacturing apparatus of claim 9, wherein  
2 the pipes comprise:  
3 a first pipe having a microwave guide for changing a gas mixture  
4 containing a hydrogen gas and a fluorine-containing gas in a predetermined  
5 ratio, or the hydrogen gas only, into a plasma state; and  
6 a second pipe for supplying the fluorine-containing gas into the  
7 processing chamber.

1 11. The semiconductor manufacturing apparatus of claim 7, wherein  
2 the heater is one of a lamp and a laser.

1 12. A method of removing an oxide layer using a semiconductor  
2 manufacturing apparatus, comprising:

3 (a) placing a vertically movable susceptor at a lower portion of a  
-4 processing chamber and loading a wafer onto the vertically movable susceptor;

5 (b) supplying a cooling water or cooling gas into a cooling line in the  
-6 susceptor to adjust a temperature of the wafer;

7 (c) flowing a hydrogen gas in a plasma state and a fluorine-containing  
8 gas into the processing chamber to induce a chemical reaction with the oxide  
9 layer on the wafer;

10 (d) moving the susceptor up to an upper portion of the processing  
11 chamber;

12 (e) annealing the wafer mounted on the susceptor with a heater installed  
13 at the upper portion of the processing chamber to vaporize a byproduct  
14 resulting from the chemical reaction; and

15 (f) exhausting the vaporized byproduct out of the processing chamber.

1 13. The method of claim 12, wherein after the step (f), the susceptor  
2 is moved back to the lower portion of the chamber and steps (b) to (f) are  
3 repeated one or more times.

1 14. The method of claim 12, wherein during the supplying the  
2 hydrogen gas in a plasma state and the fluorine-containing gas into the  
3 processing chamber, the hydrogen gas and the fluorine-containing gas are  
4 mixed in a predetermined ratio, changed into a plasma state, and then supplied  
5 into the processing chamber.

1 15. The method of claim 12, wherein during the supplying the  
2 hydrogen gas in a plasma state and the fluorine-containing gas into the  
3 processing chamber, the hydrogen gas is supplied in a plasma state into the  
4 processing chamber and the fluorine-containing gas is supplied in a non-  
5 plasma state into the processing chamber.

SEC.760

1           16.    The method of claim 12, wherein the fluorine-containing gas is  
2           selected from the group consisting of  $\text{NF}_3$ ,  $\text{SF}_6$  and  $\text{ClF}_3$ .

1           17.    The method of claim 12, wherein the mixing ratio of the fluorine-  
2           containing gas to the hydrogen gas is in a range of 0.1:1 to 100:1 by volume.

1           18.    The method of claim 12, wherein the gas mixture containing the  
2           hydrogen gas and the fluorine-containing gas in a predetermined ratio is  
3           supplied in a plasma state into the processing chamber together with a  
4           nitrogen gas ( $\text{N}_2$ ) and an argon gas ( $\text{Ar}$ ).

1           19.    The method of claim 19, wherein annealing the wafer is carried  
2           out using one of a lamp and laser.

1           20.    The method of claim 19, wherein the laser is selecting from a  
2           group consisting of a neodymium ( $\text{Nd}$ )-YAG laser, a carbon dioxide ( $\text{CO}_2$ )  
3           laser, and an excimer laser.

1           21.    A method of forming a dual gate oxide layer for a semiconductor  
2           device using a method of removing an oxide layer, comprising:

- 3           (a) forming a first gate oxide layer on a silicon wafer;  
4           (b) forming etch barrier patterns on the first gate oxide layer;  
5           (c) repeating the steps of:

6                 placing a vertically movable susceptor at the lower portion of a  
7           processing chamber and loading the wafer onto the vertically movable  
8           susceptor placed at the lower portion of the processing chamber;

9                 flowing a hydrogen gas in a plasma state and a fluorine-  
10          containing gas into the processing chamber to induce a chemical reaction with  
11          the first gate oxide layer exposed between the etch barrier patterns;

12                 moving the susceptor up to an upper portion of the processing

SEC.760

chamber; and

annealing the wafer mounted on the susceptor with a heater installed at the upper portion of the processing chamber to vaporize a byproduct resulting from the chemical reaction, until the first gate oxide layer exposed between the etch barrier patterns is completely removed;

(d) removing the etch barrier patterns;

(e) chemically treating the surface of the wafer with a solution to remove organic particles which may be present on the wafer surface, and performing the step (c) to remove a natural oxide layer resulting from the step (d) and the chemical treatment; and

(f) forming a second gate oxide layer on the structure obtained in the step (e).

22. The method of claim 21, wherein the etch barrier patterns are photoresist patterns covering a region of the first gate oxide layer to be the dual gate oxide layer.

23. A semiconductor manufacturing apparatus for use in removing an oxide layer, comprising:

a rotary plate installed at the lower portion of a processing chamber;

a rotary motor installed at the center of the rotary plate, for rotating the rotary plate; and

a loading/unloading and post-processing module, a downflowing module and an annealing module, each of which is installed on the rotary plate around the rotary motor.

24. The apparatus of claim 23, wherein the downflowing module comprises:

a susceptor installed on the rotary plate to receive a wafer;

a vertically movable downflowing chamber which covers the susceptor



SEC.760

5 to form an enclosed space;

6 a gas diffuser installed at an upper portion of the downflowing chamber,  
7 for supplying reaction gases onto the wafer mounted on the susceptor; and  
8 a gas supply pipe connected to the gas diffuser.

1 25. The apparatus of claim 24, further comprising guide rings at end  
2 portions of the downflowing chamber, providing smooth contact with the rotary  
3 plate on which the susceptor is mounted.

1 26. The apparatus of claim 24, wherein the gas diffuser is connected  
2 with a pipe having a microwave guide for changing a gas mixture containing a  
3 hydrogen gas and a fluorine-containing gas in a predetermined ratio, or the  
4 hydrogen gas only, into a plasma state.

1 27. The apparatus of claim 23, wherein the annealing module  
2 comprises:

3 a susceptor for receiving a wafer;

4 a vertically movable annealing chamber which covers the susceptor to  
5 form an enclosed space; and

6 a heater installed at an upper portion of the annealing chamber, for  
7 annealing the wafer.

1 28. The apparatus of claim 27, further comprising guide rings at end  
2 portions of the annealing chamber, providing smooth contact with the rotary  
3 plate on which the susceptor is mounted.

1 29. The apparatus of claim 23, wherein one or more downflowing  
2 modules and one or more annealing modules are installed on the rotary plate.

1 30. A method of removing an oxide layer using the semiconductor

SEC.760

manufacturing apparatus, the method comprising:

- (a) loading a wafer onto a susceptor in a loading/unloading and post-processing module installed on a rotary plate of a processing chamber;
- (b) operating a rotary motor installed at the center of the rotary plate to move the susceptor into a lower portion of a downflowing chamber in a downflowing module;
- (c) moving the downflowing chamber down so that it contacts with the susceptor and the downflowing chamber thereby forming an air tight seal;
- (d) supplying a hydrogen gas in a plasma state and a fluorine-containing gas into the downflowing chamber to induce a chemical reaction with the oxide layer on the wafer;
- (e) moving the downflowing chamber up to an upper portion of the downflowing module apart from the susceptor, and moving the susceptor into the lower portion of an annealing chamber in an annealing module;
- (f) moving the annealing chamber down so that it contacts with the rotary plate and the annealing chamber thereby forming an air tight seal;
- (g) annealing the wafer with a heater installed at the upper portion of the annealing chamber to vaporize a byproduct resulting from the chemical reaction between the reaction gas and the oxide layer on the wafer; and
- (h) exhausting the vaporized byproduct out of the annealing chamber.

31. The method of claim 30, after the step (f) further comprising:  
moving the annealing chamber up to the upper portion of the annealing module apart from the susceptor;  
moving the susceptor into the lower portion of a loading/unloading and post-processing chamber in the loading/unloading and post-processing module;  
moving the loading/unloading and post-processing chamber down so that it contacts with the susceptor and the loading/unloading and post-processing chamber is made airtight; and

post-treating the wafer with the hydrogen gas.

32. The method of claim 30, wherein the steps (b) to (h) are sequentially repeated one or more times.

33. The method of claim 30, wherein the fluorine-containing gas is one selected from a group consisting of  $\text{NF}_3$ ,  $\text{SF}_6$  and  $\text{ClF}_3$ .

34. The method of claim 30, wherein the mixing ratio of the fluorine-containing gas to the hydrogen gas is in the range of 0.1:1 to 100:1 by volume.

35. The method of claim 30, wherein the heater is one of a lamp and a laser.

36. A method of forming a dual gate oxide layer for a semiconductor device using the method of removing an oxide layer, comprising the steps of:

- (a) forming a first gate oxide layer on a silicon wafer;
- (b) forming etch barrier patterns on the first gate oxide layer;
- (c) repeating the steps of:

flowing a hydrogen gas in a plasma state and a fluorine-containing gas into the processing chamber to induce a chemical reaction with the first gate oxide layer exposed between the etch barrier patterns; and

annealing the wafer to vaporize the byproduct resulting from the chemical reaction, until the first gate oxide layer exposed between the etch barrier patterns is completely removed;

- (d) removing the etch barrier patterns;

(e) chemically treating the surface of the wafer with a solution to remove organic particles which may be present on the wafer surface;

(f) performing the step (c) to remove a natural oxide layer resulting from the steps (d) and (e); and

- (g) forming a second gate oxide layer on the structure obtained in the

SEC.760

18 step (f).

1 37. The method of claim 36, wherein the etch barrier patterns are  
2 photoresist patterns covering a region of the first gate oxide layer to be the  
3 dual gate oxide layer.

Abstract of the Disclosure

A method for removing an oxide layer such as a natural oxide layer and a semiconductor manufacturing apparatus which uses the method to remove the oxide layer. A vertically movable susceptor is installed at the lower portion in a processing chamber and a silicon wafer is loaded onto the susceptor when it is at the lower portion of the processing chamber. The air is exhausted from the processing chamber to form a vacuum condition therein. A hydrogen gas in a plasma state and a fluorine-containing gas are supplied into the processing chamber to induce a chemical reaction with the oxide layer on the silicon wafer, resulting in a reaction layer. Then, the susceptor is moved up to the upper portion of the processing chamber, to anneal the silicon wafer on the susceptor with a heater installed at the upper portion of the processing chamber, thus vaporizing the reaction layer. The vaporized reaction layer is exhausted out of the chamber. The oxide layer can be removed with a high selectivity while avoiding damage or contamination of the underlying layer.

FIG. 1




FIG. 2




FIG. 3





FIG. 4





09589814.101300

FIG. 5




FIG. 6




FIG. 7A




FIG. 7B




FIG. 7C




FIG. 7D





FIG. 7E



JONES VOLENTINE, L.L.C. (6/2000)

# DECLARATION AND POWER OF ATTORNEY FOR U.S. PATENT APPLICATION

(X) Original ( ) Supplemental ( ) Substitute ( ) PCT ( ) Design

As a below named inventor, I hereby declare that: my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural inventors are named below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

## TITLE: METHOD OF REMOVING OXIDE LAYER AND SEMICONDUCTOR MANUFACTURING APPARATUS FOR REMOVING OXIDE LAYER

of which is described and claimed in:

(X) the attached specification, or

( ) the specification in the application Serial No. \_\_\_\_\_ filed \_\_\_\_\_,  
and with amendments through \_\_\_\_\_ (if applicable), or

( ) the specification in International Application No. PCT/\_\_\_\_\_, filed \_\_\_\_\_,  
and as amended on \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understand the content of the above-identified specification, including the claims, as amended by any amendment(s) referred to above.

I acknowledge my duty to disclose information of which I am aware which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, ☐.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, ☐19 (and ☐72 if this application is for a Design) of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

COUNTRY	APPLICATION NO.	DATE OF FILING	PRIORITY CLAIMED
REPUBLIC OF KOREA	99-46365	25 OCTOBER 1999	YES

I hereby claim the benefit under Title 35, United States Code, ☐20 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, ☐12, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, ☐.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

APPLICATION SERIAL NO.	U.S. FILING DATE	STATUS: PATENTED, PENDING, ABANDONED

And I hereby appoint Raymond C. Jones, Reg. No. 34,631 and Adam C. Volentine, Reg. No. 33,289, of the firm of JONES VOLENTINE, L.L.C., jointly and severally, attorneys to prosecute this application and to transact all business in the U.S. Patent and Trademark Office connected therewith.

I hereby authorize the U.S. attorneys named herein to accept and follow instructions from Y.P. LEE & ASSOCIATES as to any action to be taken in the U.S. Patent and Trademark Office regarding this application without direct communication between the U.S. attorneys and myself. In the event of a change in the persons from whom instructions may be taken, the U.S. attorneys named herein will be so notified by me.

Kindly direct all correspondence to: JONES VOLENTINE, L.L.C.  
12200 Sunrise Valley Drive  
Suite 150  
Reston, Virginia 20191  
Telephone (703) 715-0870

Full Name of 1st Inventor	FAMILY NAME <b>CHUNG</b>	FIRST GIVEN NAME <b>Seung-pil</b>	SECOND GIVEN NAME
Residence & Citizenship	CITY <b>Seoul</b>	STATE OR COUNTRY <b>Republic of Korea</b>	COUNTRY OF CITIZENSHIP <b>Republic of Korea</b>
Post Office Address	ADDRESS <b>5-312, Eunma Apt., Dachi-dong, Kangnam-gu, Seoul, Republic of Korea</b>	CITY	STATE OR COUNTRY ZIP CODE
Full Name of 2nd Inventor	FAMILY NAME <b>CHANG</b>	FIRST GIVEN NAME <b>Kyu-whan</b>	SECOND GIVEN NAME
Residence & Citizenship	CITY <b>Hwasung-gun</b>	STATE OR COUNTRY <b>Republic of Korea</b>	COUNTRY OF CITIZENSHIP <b>Republic of Korea</b>
Post Office Address	ADDRESS <b>Na-101, Nakwon Town, 77, Banwol-ri, Taeae-eub, Hwasung-gun, Kyungki-do, Republic of Korea</b>	CITY	STATE OR COUNTRY ZIP CODE
Full Name of 3rd Inventor	FAMILY NAME <b>LEE</b>	FIRST GIVEN NAME <b>Sun-jung</b>	SECOND GIVEN NAME
Residence & Citizenship	CITY <b>Seoul</b>	STATE OR COUNTRY <b>Republic of Korea</b>	COUNTRY OF CITIZENSHIP <b>Republic of Korea</b>
Post Office Address	ADDRESS <b>202, 6-7, Woomyun-dong, Seocho-gu, Seoul, Republic of Korea</b>	CITY	STATE OR COUNTRY ZIP CODE

Full Name of 4th Inventor	FAMILY NAME <b>LEE</b>	FIRST GIVEN NAME <b>Kun-tack</b>	SECOND GIVEN NAME
Residence & Citizenship	CITY <b>Suwon-city</b>	STATE OR COUNTRY <b>Republic of Korea</b>	COUNTRY OF CITIZENSHIP <b>Republic of Korea</b>
Post Office Address	ADDRESS <b>108-106, Wonchun Jukong Apt., Wonchun-dong, Paldal-gu, Suwon-city, Kyungki-do, Republic of Korea</b>	CITY	STATE OR COUNTRY ZIP CODE
Full Name of 5th Inventor	FAMILY NAME <b>PARK</b>	FIRST GIVEN NAME <b>Im-soo</b>	SECOND GIVEN NAME
Residence & Citizenship	CITY <b>Seoul</b>	STATE OR COUNTRY <b>Republic of Korea</b>	COUNTRY OF CITIZENSHIP <b>Republic of Korea</b>
Post Office Address	ADDRESS <b>13-111, Daeheung-dong, Mapo-gu, Seoul, Republic of Korea</b>	CITY	STATE OR COUNTRY ZIP CODE
Full Name of 6th Inventor	FAMILY NAME <b>LEE</b>	FIRST GIVEN NAME <b>Kwang-wook</b>	SECOND GIVEN NAME
Residence & Citizenship	CITY <b>Anyang-city</b>	STATE OR COUNTRY <b>Republic of Korea</b>	COUNTRY OF CITIZENSHIP <b>Republic of Korea</b>
Post Office Address	ADDRESS <b>202-406, Gongjak Sungil Apt., Purim-dong, Dongan-gu, Anyang-city, Kyungki-do, Republic of Korea</b>	CITY	STATE OR COUNTRY ZIP CODE
Full Name of 7th Inventor	FAMILY NAME <b>LEE</b>	FIRST GIVEN NAME <b>Moon-hee</b>	SECOND GIVEN NAME
Residence & Citizenship	CITY <b>Suwon-city</b>	STATE OR COUNTRY <b>Republic of Korea</b>	COUNTRY OF CITIZENSHIP <b>Republic of Korea</b>
Post Office Address	ADDRESS <b>109-4, Gi-dong, Paldal-gu, Suwon-city, Kyungki-do, Republic of Korea</b>	CITY	STATE OR COUNTRY ZIP CODE

I further declare that all statements made herein of my own knowledge are true, and that all statements on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

1st Inventor	<u>SEUNG-PIL CHUNG</u>	Date	<u>2000. 10. 02</u>
	Seung-pil CHUNG		
2nd Inventor	<u>KYU-WHAN CHANG.</u>	Date	<u>2000. 10. 11</u>
	Kyu-whan CHANG		
3rd Inventor	<u>Sun-JUNG LEE</u>	Date	<u>2000. 10. 11</u>
	Sun-jung LEE		
4th Inventor	<u>KUN-TACK LEE</u>	Date	<u>2000. 10. 02</u>
	Kun-tack LEE		
5th Inventor	<u>Im-So PARK</u>	Date	<u>2000. 10. 02</u>
	Im-soo PARK		
6th Inventor	<u>KWANG WOOK LEE</u>	Date	<u>2000. 10. 05</u>
	Kwang-wook LEE		
7th Inventor	<u>MOON-HEE LEE</u>	Date	<u>2000. 10. 02</u>
	Moon-hee LEE		

\*\*\*\*\*

Applicant Reference No.: SS-14231-US      Atty Docket No.: SFC.760